The following pages link to Translation lookaside buffer
External toolsShowing 50 items.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)- Real mode (links | edit)
- 32-bit computing (links | edit)
- Floating point operations per second (links | edit)
- Exokernel (links | edit)
- System on a chip (links | edit)
- SuperH (links | edit)
- Microsequencer (links | edit)
- Cholesky decomposition (links | edit)
- Singular value decomposition (links | edit)
- Application-specific integrated circuit (links | edit)
- 64-bit computing (links | edit)
- X86 memory segmentation (links | edit)
- Hyper-threading (links | edit)
- One-instruction set computer (links | edit)
- Z3 (computer) (links | edit)
- Digital signal processor (links | edit)
- Multiple instruction, multiple data (links | edit)
- Protected mode (links | edit)
- Memory management unit (links | edit)
- Apollo Guidance Computer (links | edit)
- Athlon 64 (links | edit)
- IAS machine (links | edit)
- Instructions per cycle (links | edit)
- Instruction pipelining (links | edit)
- Clock rate (links | edit)
- Weak reference (links | edit)
- Instruction-level parallelism (links | edit)
- Power management (links | edit)
- Read-copy-update (links | edit)
- QR decomposition (links | edit)
- Memory paging (links | edit)
- Barrel shifter (links | edit)
- Simultaneous multithreading (links | edit)
- Speculative execution (links | edit)
- Content-addressable memory (links | edit)
- Moore–Penrose inverse (links | edit)
- Memory-mapped I/O and port-mapped I/O (links | edit)
- Back-side bus (links | edit)
- Sparse matrix (links | edit)
- Loadable kernel module (links | edit)
- Mobile processor (links | edit)
- Coprocessor (links | edit)
- Index register (links | edit)
- C dynamic memory allocation (links | edit)
- Hazard (computer architecture) (links | edit)
- Classic RISC pipeline (links | edit)
- Branch predictor (links | edit)
- Execution (computing) (links | edit)
- Adder (electronics) (links | edit)
- Memory debugger (links | edit)