This is an old revision of this page, as edited by 69.208.112.160 (talk) at 08:43, 12 January 2006 (Fixed link). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
Revision as of 08:43, 12 January 2006 by 69.208.112.160 (talk) (Fixed link)(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)Standard Cell design involves compiling Hardware Description Language (HDL) designs into standard logic libraries. The standard libraries consist of a collection of logic functions (and, or, invert, xor, xnor, buffer, etc.) that have both a logical and physical representation. The compiler uses the logical representation to create a netlist. This netlist is read by the appropriate chip place and route tools and the physical version of the standard cells are used to translate the netlist into a physical reality.
Typically the standard cells have a constant size in at least one dimension that allows them to be lined up in rows on the silicon chip. The chip will consist of a huge number of rows (with power and ground running next to each row) with each row filled with the various cells making up the actual design.