This is an old revision of this page, as edited by 42.190.161.224 (talk) at 07:36, 18 February 2022. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
Revision as of 07:36, 18 February 2022 by 42.190.161.224 (talk)(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)| This is the talk page for discussing improvements to the List of Intel CPU microarchitectures article. This is not a forum for general discussion of the article's subject. |
|
| Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
 | Lists List‑class | |||||||||
| ||||||||||
 | Computing List‑class Low‑importance | ||||||||||||
| |||||||||||||
Isn't Westmere just a shrink?
I thought Westmere was only a 32nm shrink of Nehalem, in the same way that Penryn is a 45nm shrink of Merom/Conroe/Woodcrest. If that is the case, then surely it's not a proper CPU microarchitecture?
--Masud 15:17, 25 September 2007 (UTC)
- I made them seperate entries because although Penryn is a 45nm shrink of Merom/Conroe/Woodcrest, there are several changes made. There is more cache, improved power management, faster divisor, etc. Westmere will probably be similar in changes, so I listed it as a sperate uarch. If you don't like how I have it, maybe we could indent those two lines to show that they are improved versions of Core and Nehalem. Imperator3733 19:23, 25 September 2007 (UTC)
- I have two issues.
- Firstly, assuming we keep Westmere on the list, Penryn should also feature on the list. This is because they are both shrinks.
- Secondly, Intel's "tick-tock" strategy is about introducing a new μarch every two years, and moving to the next manufacturing process in between new architectures. Nehalem is very different from Core, with the QuickPath (formerly called CSI) technology, and interchangeable cores to feature on the same piece of silicon, and more, as I'm sure you know. Compare the difference between Nehalem and Core μarchs, and the difference between Penryn and Core. I can only assume that Westmere will feature incremental improvements to Nehalem in the same way that Penryn features incremental improvements to Core.
- My recommendation would be to keep Westmere on this page, indent it as you described, but not call it a microarchitecture, but just a shrink. Also, we should add Penryn to this page, also indented, and also describe it as a shrink. Of course, if there is any Intel documentation that describes Westmere as a separate μarch from Nehalem, then we should keep it as you have done it.
- --Masud 11:22, 26 September 2007 (UTC)
Intel Tick-Tock merge proposal
Someone proposed merging this article and Intel Tick-Tock. I just wanted to state my agreement for such and plans to carry such out in the future if there are is not a consensus against such a move. I believe the Tick-Tock is descriptive of Intel's committed cadence across a number of their more recent CPU microarchitectural and fabrication technology developments and as such makes sense to incorporate it as one or more section(s) within this article (an argument could be made to incorporate this into a list of their fabrication technologies as well but since there is no such article and it so far only applies to their CPU microarchitectures I believe this is currently the most appropriate place). It could further be generalized in to a general roadmap table including parts that have not been part of their tick-tock cadence. 50.53.15.59 (talk) 15:08, 23 July 2013 (UTC)
My 2 cents: "tick-tock" is obscure/jargony; by contrast "list of Intel CPU microarchitectures" seems clearer. Feldercarb (talk) 23:26, 13 January 2014 (UTC)
- Merged as new section 68.165.77.79 (talk) 04:28, 23 September 2015 (UTC)
Indentation = shrink ("tock")?
See http://en.wikipedia.org/search/?title=List_of_Intel_CPU_microarchitectures&diff=570526280&oldid=570517480 if it's a tock, please revert. "2-way coarse-grained multithreading per core (not simultaneous)" seems to be quite different. Can it still be the same microarchitecture? When is it a new one, if there are tweaks? Always? See also Pendium M and Enhanched Pentium M (take out indent?). Not only a shrink. But minor enhanchments? New instructions(? SSE3 and SSE2) can hardly be minor enhanchments as they imply "new"/enhanched microarchitecture? Maybe th "tock" always includes something more that a shrink? comp.arch (talk) 13:02, 28 August 2013 (UTC)
Clarkdale/Arrandale?
SO I have an Arrandale cpu in my laptop. By the Wiki article, its desktop counterpart is the Clarkdale. However, its nopwhere to be found on the list. Why is this?207.81.0.235 (talk) 13:24, 20 January 2015 (UTC)BeeCier
- Clarkdale (microprocessor) and Arrandale (microprocessor) are not microarchitectures, but microarchitectures variants. Visite fortuitement prolongée (talk) 20:16, 4 April 2015 (UTC)
Move from Tick/Tock to Process/Architecture/Optimisation
Is it time to rename the Tick, Tock and semi-Tock to Process, Architecture and Optimisation? Seems to be the new roadmap Intel has adopted. http://www.anandtech.com/show/10183/intels-tick-tock-seemingly-dead-becomes-process-architecture-optimization
Cambookpro (talk) 22:32, 14 April 2016 (UTC)
Generational chronology road map ?
Even in all Wiki articles about Intel's CPU, there are many references to generational chronology. 8th generation this, 6th generation that... But I can't find any article relating code names to generations, nor exposing such generational chronology by itself. IMHO this article should include it. Simply by adding the column... Thanks. --24.200.214.47 (talk) 22:19, 26 February 2017 (UTC)
External links modified
Hello fellow Wikipedians,
I have just modified one external link on List of Intel CPU microarchitectures. Please take a moment to review my edit. If you have any questions, or need the bot to ignore the links, or the page altogether, please visit this simple FaQ for additional information. I made the following changes:
- Added archive https://web.archive.org/web/20131114063059/http://pc.watch.impress.co.jp/video/pcw/docs/569/575/p2.pdf to http://pc.watch.impress.co.jp/video/pcw/docs/569/575/p2.pdf
When you have finished reviewing my changes, you may follow the instructions on the template below to fix any issues with the URLs.
This message was posted before February 2018. After February 2018, "External links modified" talk page sections are no longer generated or monitored by InternetArchiveBot. No special action is required regarding these talk page notices, other than regular verification using the archive tool instructions below. Editors have permission to delete these "External links modified" talk page sections if they want to de-clutter talk pages, but see the RfC before doing mass systematic removals. This message is updated dynamically through the template {{source check}} (last update: 5 June 2024).
- If you have discovered URLs which were erroneously considered dead by the bot, you can report them with this tool.
- If you found an error with any archives or the URLs themselves, you can fix them with this tool.
Cheers.—InternetArchiveBot (Report bug) 18:03, 25 December 2017 (UTC)
Roadmap desktop 2021 / mobile 2020
Not sure how reliable this is, also needs translation: https://tweakers.net/nieuws/151984/roadmap-toont-dat-intel-in-2021-nog-desktop-cpus-op-14nm-maakt.html --Pizzahut2 (talk) 10:31, 25 April 2019 (UTC)
Is the next CPU microarchitecture name "Sunny Cove" or "Ice Lake"?
I guess Intel was using "XXX Lake" names for their microarchitectures starting with Skylake, but Intel now seem to refer to the microarchitecture as "Sunny Cove" and seem to refer to the mobile Sunny Cove processors as having the code name "Ice Lake".
So are the "XXX Lake" names being used for something other than CPU microarchitectures now, e.g. for chips with both CPU and GPU, as Anandtech seems to be suggesting here ("Sunny Cove, built on 10nm, will come to market in 2019 and offer increased single-threaded performance, new instructions, and ‘improved scalability’. Intel went into more detail about the Sunny Cove microarchitecture, which is in the next part of this article. To avoid doubt, Sunny Cove will have AVX-512. We believe that these cores, when paired with Gen11 graphics, will be called Ice Lake.")? Guy Harris (talk) 18:36, 10 May 2019 (UTC)
x86 microarchitectures table
The table starts with microarchitectures, putting microprocessors into parentheses. Then starting with Penryn, it's suddenly continued with microprocessors instead of microarchitectures. Pizzahut2 (talk) 20:52, 18 December 2019 (UTC)
Palm Cove?
Is "Palm Cove" a real microarchitecture? The only significant info I could find on it is at WikiChip. Other sources such as Anandtech suggest that it is mostly Skylake microarchitecture with a few additions like AVX-512 and some instructions. Is there any reliable source for Palm Cove? --Vossanova 20:05, 4 May 2020 (UTC)
Which section for Alder Lake?
On May 21st I moved Alder Lake from "Pentium 4 / Core lines" to "Hybrid" since it's a hybrid, but this got reverted May 28th with the reason "it's not the same hybrid as Lakefield, Lakefield Refresh and Ryefield". Recent roadmap: https://heise.cloudimg.io/width/1920//_www-heise-de_/imgs/18/2/9/5/0/5/2/0/Roadmap-318a5c78606a6aa6.jpg --Pizzahut2 (talk) 13:54, 21 August 2020 (UTC)
- Alder Lake is definitely a hybrid, maybe they didn't know that back in May though. A more recent source can be found here, which includes that same roadmap image. It's a bit deceptive to put it in that table below Tiger Lake, because that suggests it's a direct successor to the non-hybrid Tiger Lake, which isn't necessarily true. I don't think Intel has discussed what, if any, processor would be only Golden Cove. So, two options. 1) take it back out, and take Lakefield off the table too, or 2) leave it, and add Alder Lake next to Gracemont as well (that might just make things more confusing without context). --Vossanova 20:32, 21 August 2020 (UTC)
- Reading the new article a bit more, Intel considers Alder Lake more of a "performance hybrid" than Lakefield, so it's possible Alder Lake could be a successor to Tiger Lake, just with some extra Gracemont cores (leaked slides suggest up to 8 GC + 8 GM cores). So I'm leaning toward leaving it like it is for now. --Vossanova 20:39, 21 August 2020 (UTC)
P7 codename is ambiguous at best as NetBurst vs Merced
It appears journalists were using the term to reference a 'post-Pentium III' product, both NetBurst and Merced. It is unclear if this is really is official or present in Intel internal designations.
Articles using P7 as Merced
- https://www.realworldtech.com/willamette-basics/
- https://www.informit.com/articles/article.aspx?p=130978&seqNum=33
- https://www.realworldtech.com/countdown-to-ia64/
Articles using P7 as a continuance of P6
- https://www.zdnet.com/article/intels-p6-to-live-on-in-low-power-chip/
- https://www.techrepublic.com/article/idf-signals-the-beginning-of-a-new-era-for-intel/
- https://www.itprotoday.com/windows-78/intel-unleash-willamette-pentium-4
P7 as Banias & Dothan
Future/speculated processors
I'm okay with future processors going in the Roadmap section, but not in the table at the top of the page. This is the place for verifiable facts of what actually exists in the public eye, not speculation or insider info. So, it should end with what has been released as of present date. A certain anonymous user will disagree with me over and over again, but what does everyone else think? --Vossanova 12:49, 30 March 2021 (UTC)
Intel Accelerates Process and Packaging Innovations
Here is an article of the future fabrication process at Intel Accelerates Process and Packaging Innovations. Rjluna2 (talk) 17:24, 28 July 2021 (UTC)
MMX
The article now says about P6 that is was "First x86 processor to support SIMD instruction with XMM register implemented," I think this is incorrect. The first was Pentium MMX, which added MMX but was otherwise based on P5. See MMX_(instruction_set). The first P6 processor, Pentium Pro, did not include MMX. Page Pentium_Pro notes "However, its lack of MMX implementation reduces performance in multimedia applications that made use of those instructions."
ErkkiRuohtula (talk) 17:07, 1 December 2021 (UTC)
Intel Roadmap confirms Raptor Lake, Arrow Lake, Lunar Lake, Emerald Rapids
https://www.intel.com/content/dam/www/public/us/en/newsroom/posts/inv-day-processor-roadmap-16x9.jpg
https://twitter.com/IanCutress/status/1494448351730937857
https://pbs.twimg.com/media/FL1Y2HFXsAMguSM?format=jpg&name=4096x4096
The leaks were dead accurate, yet small minded people here(they know who they are) removed the codenames because of stupid crystalball rule. Have fun re-adding all those codenames to the article and tables now.
Categories: