Misplaced Pages

Lunar Lake

Article snapshot taken from Wikipedia with creative commons attribution-sharealike license. Give it a read and then ask your questions in the chat. We can research this topic together.
Intel microprocessor (September 2024) For Core Ultra (Series 2) mainstream mobile and enthusiast mobile processors, see Arrow Lake (microprocessor).
Lunar Lake
LaunchedSeptember 2024
Designed byIntel
Manufactured by
Fabrication process
Codename(s)
  • LNL
Platform(s)
  • Mobile

Branding
Brand name(s)Core Ultra
GenerationSeries 2
Socket(s)
  • BGA 2833

Instructions & Architecture
Instructions setx86
Instructionsx86-64
P-core architectureLion Cove
E-core architectureSkymont

Cores
Core countUp to 8 cores:
  • 4 P-cores
  • 4 E-cores
P-core L0 cache112 KB (per core):
  • 64 KB instructions
  • 48 KB data
P-core L1 cache192 KB (per core)
E-core L1 cache96 KB (per core):
  • 64 KB instructions
  • 32 KB data
P-core L2 cache2.5 MB (per core)
E-core L2 cache4 MB (per cluster)
P-core L3 cache3 MB (per core)

Graphics
Graphics architectureX2-LPG
(Battlemage)
Execution UnitsUp to 64 EUs
X CoresUp to 8 X Cores
NPU
ArchitectureNPU 4
TOPSUp to 48

Memory Support
TypeLPDDR5X-8533
Memory channels2 channels
Maximum capacityUp to 32 GB

I/O
PCIe supportPCIe 5.0
PCIe lanes8 lanes:

History
PredecessorMeteor Lake
VariantArrow Lake
SuccessorPanther Lake

Lunar Lake is the codename for Core Ultra 200V Series mobile processors designed by Intel, released in September 2024. It is a successor to Meteor Lake which saw Intel move from monolithic silicon to a disaggregated MCM design.

Background

On May 24, 2024, details on the Lunar Lake architecture were unveiled during Intel's Computex presentation in Taiwan. SKU names of Lunar Lake processors or details such as clock speeds were not announced.

Architecture

One model of the Intel Core Ultra (Series 2)
Lunar Lake CPU in a laptop motherboard

Lunar Lake is an ultra-low power mobile SoC design. It is a successor to 15 W Meteor Lake-U processors while Arrow Lake replaces the midrange 28 W Meteor Lake-H processors. Lunar Lake's focus on increased power efficiency targets premium ultra-thin laptops and compact mobile designs. Intel said that with Lunar Lake, it aimed to "bust the myth that can't be as efficient" as ARM. Analysis of tests performed on Lunar Lake CPUs available at market launch indicated that, although their multi-core performance was not particularly good under full load, their efficiency under everyday use was good, even if the ARM competition still has its advantages.

Process node

Lunar Lake is the first processor design by Intel where all logic dies are entirely fabricated on external nodes outsourced to TSMC. An analysis by Goldman Sachs indicated that Intel would be spending $5.6 billion in 2024 and $9.7 billion in 2025 outsourcing to TSMC. In March 2024, Intel's chief financial officer admitted during an investment call that the company was "a little bit heavier than we want to be in terms of external wafer manufacturing versus internal". The following month, Intel disclosed that their foundry business made a $7 billion operating loss during 2023.

Tile Node EUV Die size Ref.
Compute tile TSMC N3B Yes 140mm
Platform controller tile TSMC N6 Yes 46mm
Foveros interposer base tile Intel 22FFL No Un­known

Compute tile

The Compute tile is Lunar Lake's largest tile. It has expanded functions over Meteor Lake's compute tile which solely housed CPU cores and cache. Instead, Lunar Lake's compute tile houses CPU cores and their cache, the GPU and the NPU. The previous generation Meteor Lake used the Intel 4 process on its compute tile while Lunar Lake moves to TSMC's N3B node. N3B is TSMC's first generation 3 nm node with lower yields compared to the updated N3E node. Lunar Lake's compute tile was originally planned to be built on Intel's 18A node. 18A will not debut until 2025 with Panther Lake mobile processors and Clearwater Forest server processors. Lunar Lake shares the same Lion Cove P-core and Skymont E-core architectures with Arrow Lake desktop and mobile processors.

With the Lion Cove P-core, Intel claims a 14% IPC uplift on average over Redwood Cove. Simultaneous multithreading (SMT) has been removed from Lunar Lake's Lion Cove P-cores. SMT first made its debut in an Intel desktop processor with the Northwood-based Pentium 4 in 2002. The last x86-64 Intel desktop processor lineup not to feature SMT in any way was Core 2, which was discontinued in 2011. SMT, or Intel's marketing term HyperThreading, allows a single physical CPU core with 2 threads to execute two tasks simultaneously. In the early 2000s, SMT was a way to add more processing threads to dual and quad-core CPUs while not using too much die space. The removal of SMT allows the physical core die area to be reduced. Increasing the number of processing threads with a greater number of physical cores can compensate for the removal of SMT providing 2 threads per core. Intel's removal of SMT yields a 15% saving in die area and 5% greater performance-per-watt. To counteract the removal of SMT, Intel prioritized executing more instructions per cycle for high single-threaded performance rather than parallel execution. L2 cache per core for Lion Cove is increased to 2.5 MB from Redwood Cove's 2 MB. Lunar Lake is able to exercise more granular control over Lion Cove's boost clocks. Lion Cove's boost clocks are able to increase in increments of 16.67 MHz rather than in 100 MHz increments.

Lunar Lake's cluster of 4 Skymont E-cores exist on a 'Low Power Island' separate from the P-cores. As a result, the E-cores have their own dedicated L3 cache not accessible to the P-cores rather than sitting on a ringbus fabric with P-cores. Intel claims a massive 68% IPC gain in Skymont E-cores over Crestmont. It achieves this with the inclusion of new 8-wide integer ALUs, doubled from Crestmont.

Neural Processing Unit (NPU)

Lunar Lake's Neural Processing Unit (NPU), which performs AI operations locally, in-silicon rather than in the cloud, has been updated to Intel's "NPU 4" architecture with increased clock speeds. Intel claims that Lunar Lake can achieve a total of 120 TOPS of performance in AI workloads, with 48 TOPS coming from the NPU alone while an additional 67 TOPS come from the GPU and 5 TOPS from the CPU. Lunar Lake's 48 dedicated NPU TOPS meets Microsoft's requirements for laptops in order to be certified as Copilot+ PCs. Microsoft has mandated 40 TOPs on NPU performance in order to run Copilot locally on Windows PCs. For comparison, the NPU in Meteor Lake and Arrow Lake processors is able to output 10 TOPs.

Graphics

Lunar Lake's GPU features second generation X2-LPG cores based on the Battlemage graphics architecture. The Battlemage architecture launched in Lunar Lake mobile processors before discrete Arc desktop graphics cards. It contains eight X2-LPG cores that share an 8 MB L2 cache. The GPU is able to provide up to 67 TOPS of INT8 compute for AI processing. The display engine has three display pipes with HDMI 2.1, DisplayPort 2.1 and a new eDP 1.5 connection. It features H.266 VVC hardware fixed-function decoding support.

Platform controller tile

The small platform controller tile provides security functions and I/O connectivity including Wi-Fi 7, Thunderbolt 4, 4 PCIe 4.0 lanes and 4 PCIe 5.0 lanes. Lunar Lake's platform controller tile uses the same N6 node from TSMC that is used by Meteor Lake and Arrow Lake's SoC tiles. The platform controller tile in Lunar Lake does not feature two dedicated low power E-cores like those in Meteor Lake and Arrow Lake's SoC tile. This change has been attributed to the power efficiency gains from the compute tile moving from the Intel 4 process to TSMC's more advanced N3B node.

Memory

Lunar Lake features on-package LPDDR5X-8533 RAM available in 16 GB or 32 GB capacities. This on-package memory is a similar approach to Apple with its M series SoCs that integrate unified LPDDR memory onto the package beside the CPU silicon. On-package memory allows the CPU to benefit from higher memory bandwidth at lower power and decreased latency as memory is physically closer to the CPU. Intel claims that Lunar Lake's on-package memory achieved a reduction of 40% in power consumption and "up to 250 square millimeters" of space. Furthermore, memory that is integrated onto the CPU package means that the overall processor physical footprint in laptops can be reduced as memory does not need to be placed onto a separate motherboard with its own cooling solution. Less complex cooling being required means that Lunar Lake processors can more easily fit in ultra-low power compact mobile solutions. The downside of Lunar Lake's on-package memory is that is not user replaceable or upgradable to higher capacities beyond 32 GB with SO-DIMMs. Due to the inclusion of on-package memory, an additional 2 W is added to the TDP of Lunar Lake processors. Lunar Lake processors have a TDP ranging from 17 to 30 W compared to the 15–28 W TDP of Meteor Lake-H processors.

List of Lunar Lake processors

Mobile processors

Branding SKU Cores
(threads)
Clock rate (GHz) Arc Graphics NPU
(TOPS)
Smart
cache
RAM TDP Release date
Base Turbo
P LP-E P LP-E X cores
(XVEs)
Max. freq.
(GHz)
Base Turbo cTDP
Core Ultra 9 288V 4 (4) 4 (4) 3.3 5.1 3.7 8 (64) 2.05 48 12 MB 32 GB 30 W 37 W 17-37 W Sep 24, 2024
Core Ultra 7 268V 2.2 5.0 2.0 32 GB 17 W 8-37 W
266V 16 GB
258V 4.8 1.95 47 32 GB
256V 16 GB
Core Ultra 5 238V 2.1 4.7 3.5 7 (56) 1.85 40 8 MB 32 GB
236V 16 GB
228V 4.5 32 GB
226V 16 GB
  1. Only the P-cores can access this L3 cache

Notes

  1. SMT was physically present in previous Intel core architectures like Sandy Bridge, Haswell and Skylake but it could be disabled from the factory in some lower-end Celeron and Pentium SKUs. For example, Coffee Lake's Skylake cores contained SMT but it was disabled in the Core i7-9700K with 8 cores and 8 threads while the Core i9-9900K had 8 cores and 16 threads.

References

  1. "Intel's Next-Generation Core Ultra Launch Event on Sept. 3". Intel. Retrieved 2024-07-30.
  2. Wilson, Matthew (June 4, 2024). "Computex 2024: Intel reveals Lunar Lake CPU details". KitGuru. Retrieved June 4, 2024.
  3. ^ Burek, John (June 4, 2024). "'Lunar Lake' Explained: How Intel's Moonshot Mobile CPUs Will Escalate the AI Wars". PCMag. Retrieved June 4, 2024.
  4. Osthoff, Andreas (24 September 2024). "Intel Lunar Lake CPU analysis -- The Core Ultra 7 258V's multi-core performance is disappointing, but its everyday efficiency is good". notebookcheck.net. Retrieved 11 October 2024. After the release of the Snapdragon X Elite chips as well as the AMD Zen 5 CPUs, Intel has finally launched its new Lunar Lake mobile processors. These are completely new chips with a focus on efficiency—plus, Intel has done without hyperthreading for the first time. But how efficient are the new models really and has too much performance perhaps been sacrificed? Updated 04 October 2024
  5. Shilov, Anton (September 3, 2023). "Intel To Spend $9.7 Billion On TSMC Outsourcing In 2025: Goldman Sachs". Tom's Hardware. Retrieved June 4, 2024.
  6. Evanson, Nick (March 11, 2024). "Intel's chief financial officer admits the company is 'heavier than we want to be in terms of external wafer manufacturing'". PC Gamer. Retrieved June 4, 2024.
  7. Bajwa, Arsheeya (April 3, 2024). "Intel slides as foundry business loss spotlights wide gap with rival TSMC". Reuters. Retrieved June 4, 2024.
  8. ^ Bonshor, Gavin (June 3, 2024). "Intel Unveils Lunar Lake Architecture: New P and E cores, Xe2-LPG Graphics, New NPU 4 Brings More AI Performance". AnandTech.
  9. ^ Hachman, Mark (June 3, 2024). "Lunar Lake deep-dive: Intel's new laptop CPU is radically different". PCWorld. Retrieved June 4, 2024.
  10. Crider, Michael (June 3, 2024). "Intel ditches hyperthreading for Lunar Lake CPUs". PCWorld. Retrieved June 4, 2024.
  11. Sexton, Michael. "Intel Dumping Hyper-Threading in Its Next-Gen Chips? That Could Be a Good Thing". PC Mag. Retrieved 4 June 2024.
  12. Shvets, Anthony. "Intel discontinues Pentium, Core 2 Duo and Core 2 Quad CPUs". CPU World. Retrieved 10 October 2015.
  13. Sexton, Michael Justin Allen (March 5, 2024). "Intel Dumping Hyper-Threading in Its Next-Gen Chips? That Could Be a Good Thing". PC Magazine. Retrieved June 4, 2024.
  14. "Intel Lunar Lake Technical Deep Dive - So many Revolutions in One Chip". TechPowerUp. June 4, 2024. Retrieved June 4, 2024.
  15. Alcorn, Paul (June 3, 2024). "Intel unwraps Lunar Lake architecture: Up to 68% IPC gain for E-cores, 16% IPC gain for P-Cores". Tom's Hardware. Retrieved June 4, 2024.
  16. Hardawar, Devindra (June 4, 2024). "Intel officially unveils Lunar Lake, its Copilot+ AI PC chip". Engadget. Retrieved June 4, 2024.
  17. Alcorn, Paul (March 27, 2024). "Intel confirms Microsoft's Copilot AI will soon run locally on PCs, next-gen AI PCs require 40 TOPS of NPU performance". Tom's Hardware. Retrieved June 4, 2024.
  18. Alcorn, Paul (April 9, 2024). "Intel says Lunar Lake will have 100+ TOPS of AI performance — 45 TOPS from the NPU alone meets requirement for next-gen AI PCs". Tom's Hardware. Retrieved June 4, 2024.
  19. Hollister, Sean (June 4, 2024). "This is Lunar Lake — Intel's utterly overhauled AI laptop chip that ditches memory sticks". The Verge. Retrieved June 4, 2024.
  20. "Intel's next-gen "Skymont" efficient core details leak out". VideoCardz. May 30, 2024. Retrieved June 4, 2024.
  21. Norem, Josh (May 16, 2024). "Intel Lunar Lake Mobile Chips to Feature 16GB or 32GB of Embedded Memory". ExtremeTech. Retrieved June 4, 2024.
  22. Shilov, Anton (September 6, 2023). "Intel Demos Meteor Lake CPU with On-Package LPDDR5X". Tom's Hardware.
  23. ^ Crider, Michael (June 3, 2024). "Intel's latest laptops get rid of replaceable memory". PCWorld. Retrieved June 4, 2024.
  24. https://chipsandcheese.com/2024/09/27/lion-cove-intels-p-core-roars/
Intel processors
Lists
Microarchitectures
IA-32 (32-bit x86)
x86-64 (64-bit)
x86 ULV
Current products
x86-64 (64-bit)
Discontinued
BCD oriented (4-bit)
pre-x86 (8-bit)
Early x86 (16-bit)
x87 (external FPUs)
8/16-bit databus
8087 (1980)
16-bit databus
80C187
80287
80387SX
32-bit databus
80387DX
80487
IA-32 (32-bit x86)
x86-64 (64-bit)
Other
CISC
iAPX 432
EPIC
Itanium
RISC
i860
i960
StrongARM
XScale
Related
Intel CPU core roadmaps from P6 to Panther Lake
Atom (ULV) Node name Pentium/Core
Microarch. Step Microarch. Step
600 nm P6 Pentium Pro
(133 MHz)
500 nm Pentium Pro
(150 MHz)
350 nm Pentium Pro
(166–200 MHz)
Klamath
250 nm Deschutes
Katmai NetBurst
180 nm Coppermine Willamette
130 nm Tualatin Northwood
Pentium M Banias NetBurst(HT) NetBurst(×2)
90 nm Dothan Prescott Prescott‑2M Smithfield
Tejas Cedarmill (Tejas)
65 nm Yonah Nehalem (NetBurst) Cedar Mill Presler
Core Merom 4 cores on mainstream desktop, DDR3 introduced
Bonnell Bonnell 45 nm Penryn
Nehalem Nehalem HT reintroduced, integrated MC, PCH
L3-cache introduced, 256KB L2-cache/core
Saltwell 32 nm Westmere Introduced GPU on same package and AES-NI
Sandy Bridge Sandy Bridge On-die ring bus, no more non-UEFI motherboards
Silvermont Silvermont 22 nm Ivy Bridge
Haswell Haswell Fully integrated voltage regulator
Airmont 14 nm Broadwell
Skylake Skylake DDR4 introduced on mainstream desktop
Goldmont Goldmont Kaby Lake
Coffee Lake 6 cores on mainstream desktop
Amber Lake Mobile-only
Goldmont Plus Goldmont Plus Whiskey Lake Mobile-only
Coffee Lake Refresh 8 cores on mainstream desktop
Comet Lake 10 cores on mainstream desktop
Sunny Cove Cypress Cove (Rocket Lake) Backported Sunny Cove microarchitecture for 14nm
Tremont Tremont 10 nm Skylake Palm Cove (Cannon Lake) Mobile-only
Sunny Cove Sunny Cove (Ice Lake) 512 KB L2-cache/core
Willow Cove (Tiger Lake) X graphics engine
Gracemont Gracemont Intel 7
(10nm ESF)
Golden Cove Golden Cove (Alder Lake) Hybrid, DDR5, PCIe 5.0
Raptor Cove (Raptor Lake)
Crestmont Crestmont Intel 4 Redwood Cove Meteor Lake Mobile-only
NPU, chiplet architecture
Skymont Skymont N3B (TSMC) Lion Cove Lunar Lake Low power mobile only (9-30W)
Arrow Lake
Darkmont Darkmont 18A Cougar Cove Panther Lake
  • Strike-through indicates cancelled processors
  • Bold names are microarchitectures
  • Italic names are future processors
Categories: