Misplaced Pages

System Power Management Interface

Article snapshot taken from Wikipedia with creative commons attribution-sharealike license. Give it a read and then ask your questions in the chat. We can research this topic together.
This article needs additional citations for verification. Please help improve this article by adding citations to reliable sources. Unsourced material may be challenged and removed.
Find sources: "System Power Management Interface" – news · newspapers · books · scholar · JSTOR (August 2019) (Learn how and when to remove this message)

The System Power Management Interface (SPMI) is a high-speed, low-latency, bi-directional, two-wire serial bus suitable for real-time control of voltage and frequency scaled multi-core application processors and its power management of auxiliary components. SPMI obsoletes a number of legacy, custom point-to-point interfaces and provides a low pin count, high-speed control bus for up to 4 master and 16 slave devices. SPMI is specified by the MIPI Alliance (Mobile Industry Process Interface Alliance).

References

  1. "System Power Management Interface Overview" (PDF).
  2. "Add support for the System Power Management Interface (SPMI)".
Stub icon

This computer hardware article is a stub. You can help Misplaced Pages by expanding it.

Categories: