Misplaced Pages

TILE64

Article snapshot taken from Wikipedia with creative commons attribution-sharealike license. Give it a read and then ask your questions in the chat. We can research this topic together.

TILE64
General information
Launched2007
Common manufacturer
Performance
Max. CPU clock rate600 MHz to 900 MHz
Architecture and classification
Technology node45 nm to 90 nm
Physical specifications
Cores
  • 64

TILE64 is a VLIW ISA multicore processor manufactured by Tilera. It consists of a mesh network of 64 "tiles", where each tile houses a general purpose processor, cache, and a non-blocking router, which the tile uses to communicate with the other tiles on the processor.

The short-pipeline, in-order, three-issue cores implement a MIPS-inspired VLIW instruction set. Each core has a register file and three functional units: two integer arithmetic logic units and a load–store unit. Each of the cores ("tile") has its own L1 and L2 caches plus an overall virtual L3 cache which is an aggregate of all the L2 caches. A core is able to run a full operating system on its own or multiple cores can be used to run a symmetrical multi-processing operating system.

TILE64 has four DDR2 controllers, two 10-gigabit Ethernet interfaces, two four-lane PCIe interfaces, and a "flexible" input/output interface, which can be software-configured to handle a number of protocols. The processor is fabricated using a 90 nm process and runs at speeds of 600 to 900 MHz.

Schematic of the TILE64 processor
Schematic of a TILE of the TILE64 processor

According to CTO and co-founder Anant Agarwal, Tilera will target the chip at networking equipment and digital video markets where the demands for computing processing are high.

Support for the TILE64 architecture was added to Linux kernel version 2.6.36 but was dropped in kernel version 4.16. A non-official LLVM back-end for Tilera exists.

References

  1. Keckler, Stephen W.; Olukotun, Kunle; Peter Hofstee, H. (August 29, 2009). Multicore Processors and Systems - Google Books. Springer. ISBN 9781441902634.
  2. "Compiler construction - What instruction set is used by Tilera microprocessors?".
  3. Kingman, Henry (August 20, 2007). "Massively multicore processor runs Linux". linuxdevices.com. Archived from the original on September 6, 2012.
  4. Boslet, Mark (August 20, 2007). "Start-up Tilera to Unveil 64-core chip". San Jose Mercury News. Archived from the original on November 12, 2007.
  5. "Tilera architecture support". Kernel Newbies. October 20, 2010.
  6. Simon Sharwood (April 3, 2018). "Linux 4.16 arrives, erases eight CPUs and keeps melting Meltdown". theregister.co.uk. Situation Publishing. Archived from the original on April 3, 2018. Retrieved April 3, 2018.
  7. Tilera TILE64 Back-End For LLVM Published // Phoronix, September 6, 2012

External links

Categories: